Abstract—Multilevel inverters offer several advantages compared to the conventional 3-phase bridge inverter in terms of lower $dv/dt$ stresses, lower electromagnetic compatibility, smaller rating and better output features. This project presents a 9-level diode Clamped inverter using Sinusoidal pulse width Modulation techniques as the control strategies. The algorithm has been developed within the carrier-based PWM framework to facilitate its implementation in diode clamped converters with three or more levels. A simulation model of 9-level DCMI has been designed and developed. The results obtained from the simulation model have been compared with the 3-level and 5-level diode clamped inverter. By increasing the level of inverter, effective balancing in line voltage and reduced THD is obtained. The good performance of the proposed modulation technique is demonstrated from simulation results for a nine-level diode-clamped inverter and the 3-level diode clamped inverter hardware model is designed and exhibited.

Keywords—SPWM, THD, DCMI

I. INTRODUCTION

Multilevel inverter is based on the fact that sine wave can be approximated to a stepped waveform having large number of steps. The steps being supplied from different DC levels supported by series connected batteries or capacitors. The unique structure of multi-level inverter allows them to reach high voltages and therefore lower voltage rating device can be used. As the number of levels increases, the synthesized output waveform has more steps, producing a very fine stair case wave and approaching very closely to the desired sine wave. It can be easily understood that as motor steps are included in the waveform the harmonic distortion of the output wave decrease, approaching zero as the number of levels approaches infinity. Hence Multi-level inverters offer a better choice at the high power end because the high volt-ampere ratings are possible with these inverters without the problems of high $dv/dt$ and the other associated ones.

II. MULTILEVEL INVERTER TOPOLOGIES

The basic three types of multilevel topologies used are

1. Diode clamped multilevel inverters
2. Flying capacitors multilevel inverter or Capacitor clamped multilevel inverter
3. Cascaded inverter with separate dc source

A. DIODE CLAMPED MULTILEVEL INVERTER

The first invention in multilevel converters was the so-called neutral point clamped inverter. It was initially proposed as a three level inverter. It has been shown that the principle of diode clamping can extended to any level. A diode clamped leg circuit is shown in Figure. The main advantages and disadvantages of this topology are:

Advantages:
- High efficiency for the fundamental switching frequency.
- The capacitors can be pre-charged together at the desired voltage level.
- The capacitance requirement of the inverter is minimized due to all phases sharing a common DC link.

Disadvantages:
- Packaging for inverters with a high number of levels could be a problem due to the quadratically relation between the number of diodes and the numbers of levels.
- Intermediate DC levels tend to be uneven without the appropriate control making the real power transmission a problem.
- Uneven rating in the diodes needed for the converter.
Some of the applications using Multilevel Diode Clamped converters are:

- An interface between High voltage DC transmission line and AC transmission line.
- High power medium voltage variable speed drives.
- Static VAR compensation

B. FLYING-CAPACITOR MULTILEVEL INVERTER

As an alternative for the diode clamped inverter is the capacitor clamped inverter proposed by Meynard and Foch, which shared many of the advantages. The structure of the capacitor clamped inverter is similar to that of the diode clamped converter. The main difference is that the diodes used for the clamping are replaced by capacitors. A Flying capacitor Converter leg circuit is shown in Figure. For this topology the most common application is static VAR generation.

C. CASCaded MULTILEVEL INVERTER

The cascaded multilevel inverter is based on the series connection of single leg or double leg (H bridges) inverters with separate DC sources or capacitors. For each of these two types of configurations several states exist regarding to the switches states. Figure , the single leg unit, has 2 states for each of the two possible current(s) directions while the double unit has 4 states. The series connection between the modules is represented in Figure 2-4; each module has a capacitor that is charged and discharged by a controlled DC current. The resultant voltage waveform is made by the addition of the voltage generated in each module that is connected.
III PULSE WIDTH MODULATION

Pulse Width Modulation refers to a method of carrying information on a train of pulses, the information being encoded in the width of the pulses. The pulses have constant amplitude but their duration varies in direct proportion to the amplitude of analog signal. PWM is the most popular method for producing a controlled output for inverters. They are quite popular in industrial applications. The modulation techniques used for high switching frequency PWM are

- Space vector modulation (SVM)
- Sinusoidal PWM

SINUSOIDAL PWM

In this modulation technique there are multiple numbers of output pulses per half cycle and pulses are of different width. The width of each pulse is varying in proportion to the amplitude of a sine wave evaluated at the centre of the same pulse. Carrier Based Pulse width modulation (CBPWM) or SPWM technique has been extensively used, because it improves the harmonic spectrum of the inverter by moving the voltage harmonic components to higher frequencies. The gating signals are generated by comparing a sinusoidal reference with a high frequency triangular signal.

IV. SIMULATION RESULT

Simulation of various inverters using sinusoidal pulse width modulation was carried out with the help of “MATLAB 7.8”. Simulation was carried out to observe the improvement in the line voltage THD and as the inverter level increases from 3-level to 5-level. Following quantities have been served.

1. Line voltage waveform for 3-level and 5-level is obtained
2. Line to Line voltage waveform is obtained for 3-level and 5-level.
3. Line to Neutral waveform is obtained for 3-level and 5-level.
4. Line to line waveform for 9-level DCMI is obtained.
V. 3-LEVEL DCMI

The diode-clamped multilevel inverter uses capacitors in series to divide up the dc bus voltage into a set of voltage levels. To produce \( m \) levels of the phase voltage, an \( m \)-level diode-clamp inverter needs \( m-1 \) capacitors on the dc bus. A three-phase five-level diode-clamped inverter is shown in Fig. 1.5. The dc bus consists of four capacitors, i.e., \( C_1 \), \( C_2 \), \( C_3 \), and \( C_4 \). For a dc bus voltage \( V_{dc} \), the voltage across each capacitor is \( V_{dc}/4 \), and each device voltage stress will be limited to one capacitor voltage level, \( V_{dc}/4 \), through clamping diodes. DCMI output voltage synthesis is relatively straightforward.

Fig.4 Simulation circuit

Fig.5 Pulse generation

Fig.6 Line to line voltage waveform

Fig.7 Line to neutral voltage waveform

Fig.8 Line voltage waveform

VI. 5-LEVEL DCMI
TABLE-I

<table>
<thead>
<tr>
<th>Output VAO</th>
<th>Switch State</th>
<th>Sa1</th>
<th>Sa2</th>
<th>Sa3</th>
<th>Sa4</th>
<th>Sa’1</th>
<th>Sa’2</th>
<th>Sa’3</th>
<th>Sa’4</th>
</tr>
</thead>
<tbody>
<tr>
<td>V5 = VDC</td>
<td>on</td>
<td>on</td>
<td>on</td>
<td>on</td>
<td>Off</td>
<td>off</td>
<td>off</td>
<td>off</td>
<td>off</td>
</tr>
<tr>
<td>V4 = 3VDC/4</td>
<td>off</td>
<td>on</td>
<td>on</td>
<td>on</td>
<td>On</td>
<td>off</td>
<td>off</td>
<td>off</td>
<td>off</td>
</tr>
<tr>
<td>V3 = VDC/2</td>
<td>off</td>
<td>off</td>
<td>on</td>
<td>on</td>
<td>On</td>
<td>on</td>
<td>off</td>
<td>off</td>
<td>off</td>
</tr>
<tr>
<td>V2 = 3VDC/4</td>
<td>off</td>
<td>off</td>
<td>off</td>
<td>on</td>
<td>On</td>
<td>on</td>
<td>on</td>
<td>on</td>
<td>on</td>
</tr>
<tr>
<td>V1 = 0</td>
<td>off</td>
<td>off</td>
<td>off</td>
<td>off</td>
<td>On</td>
<td>on</td>
<td>on</td>
<td>on</td>
<td>on</td>
</tr>
</tbody>
</table>

5-Level DCMI voltage levels & their switching states

Fig. 9 Simulation circuit (5-level DCMI)

Fig. 10 Pulse generation circuit

Fig. 11 Pulse distribution circuit

Fig. 12 Line to line voltage waveform

Fig. 13 Line to neutral voltage waveform

Fig. 14 Line voltage waveform
VII. 9-LEVEL DCMI

A three-phase nine-level diode-clamped inverter is shown in fig.4. Each phase is constituted by 16 switches (eight switches for upper leg and eight switches for lower leg). Switches Sa1 through Sa8 of upper leg form complementary pair with the switches Sa1’ to Sa8’ lower leg of the same phase. The complementary switch pairs for phase ‘A’ are (Sa1, Sa1’), (Sa2, Sa2’), (Sa3, Sa3’), (Sa4, Sa4’), (Sa5, Sa5’), (Sa6, Sa6’), (Sa7, Sa7’), (Sa8, Sa8’), and similarly for B and C phases. Clamping diodes are used to carry the full load current.

![Fig. 15 Circuit Diagram of 3 Phase Nine Level Diode Clamped Inverter](image)

**Fig. 15 Circuit Diagram of 3 Phase Nine Level Diode Clamped Inverter**

**TABLE-II**

<table>
<thead>
<tr>
<th>S_a1</th>
<th>S_a2</th>
<th>S_a3</th>
<th>S_a4</th>
<th>S_a5</th>
<th>S_a6</th>
<th>S_a7</th>
<th>S_a8</th>
<th>V_AB</th>
<th>V_MO</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>V_p</td>
<td>V_p</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>V_p/8</td>
<td>3V_p/4</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>2V_p/8</td>
<td>2V_p/4</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>3V_p/8</td>
<td>V_p/4</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>4V_p/8</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>5V_p/8</td>
<td>-V_p/4</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>6V_p/8</td>
<td>-2V_p/4</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>7V_p/8</td>
<td>-3V_p/4</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>-V_p</td>
</tr>
</tbody>
</table>

Pole Voltage and Line Voltage of a Nine Level Inverter

![Fig. 17 Simulation circuit](image)

**Fig. 17 Simulation circuit**

![Fig. 16 Simulation circuit](image)

**Fig. 16 Simulation circuit**
Fig 18 Line to Line voltage waveform

### TABLE-III

Comparison of THD Level

<table>
<thead>
<tr>
<th>Diode Clamped Multilevel Inverter</th>
<th>THD%</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-Level</td>
<td>47.42%</td>
</tr>
<tr>
<td>5-Level</td>
<td>31.52%</td>
</tr>
<tr>
<td>9-Level</td>
<td>19.51%</td>
</tr>
</tbody>
</table>

REFERENCES


