SOPC Based Convolutional Encoding and Viterbi Decoding

  ijett-book-cover  International Journal of Engineering Trends and Technology (IJETT)          
  
© 2012 by IJETT Journal
Volume-3 Issue-4                          
Year of Publication : 2012
Authors :  Anuradha Kulkarni , D.S.Mantri , S.S.Wagh

MLA 

Anuradha Kulkarni , D.S.Mantri , S.S.Wagh. "SOPC Based Convolutional Encoding and Viterbi Decoding". International Journal of Engineering Trends and Technology (IJETT). V3(4):476-479 Jul-Aug 2012. ISSN:2231-5381. www.ijettjournal.org. published by seventh sense research group

Abstract

Viterbi decoder is a basic and important block in any Code Division Multiple Access (CDMA) and CDMA uses Convolution al encoder to prevent Interference. Convolutional encoding and Viterbi decoding are widely used in various communication systems because of their excellent error control performance. This paper deals with the implementation of Convolutional encoding and Viterbi decoding using SOPC . By analy zing the Viterbi decoder algorithm, the paper explores method to design Convolutional enco der and Viterbi decoder. The design has been implemented on SOPC using XILINX 12.2 software with sup porting simulation tool ISim.

References

[1] A.J.Viterbi , “Error bounds f or convoluitonal codes and an asymptotically optimum decoding algorithm”,IEEE trans.Inform.Theory,Vol IT - 13,no.2,pp 260 - 269,Apr 1967.
[2] Prof.siddeeq y.Ameen,Ahmed s.Alenezi,”FPGA Implementation of modified architecture for Adaptive Viterbi Decoder,”IEEE 2011.
[3] Lei – Ou Wang ,Zhe - ying Li, “Design and Implementation of a parallel processing Viterbi Decoder using FPGA,”IEEE,2010.
[4] C.Y.Chu,Y.C.huang and A.Y.Wu.,”Power Efficient Low latency Survier Memory Architecture for Viterbi Decoder,”IEEE Internati onal Symposium on VLSI design Automation and Test,2008 pp.228 - 231.
[5] Y.Tang ,d.hu,,W.Wei,,W.lin and H.Lin,”A Memory – Efficient Architecture for Low latency Viterbi Decoders ”international Symposium on VLSI design,Autometion and Test ,VLSI - DAT09,July ,200 9.
[6] H.S.Suresh and B.V.Ramesh ,”FPGA implementation of Viterbi Decoder ,”proceddings of the 6 th WESAS Int.Conf.on Electronics ,hardware and Optical Communication ,Corfu Island ,Greece,Feb.16=19,2007.
[7] James Tang and Esam Abdel - Raheem Department o f Electrical and Computer Engineering University of Windsor, Ontario, Canada N9B 3P4 “High Speed Viterbi Decoder Design and FPGA Implementation” .
[8] C. B. Shung et al. , “Area - efficient architectures for the Viterbi algorithm — Part I: Theory,” IEEE Trans. Commun. , vol. 41, pp. 636 – 644, Apr. 1993.
[9] Ieee journal of solid - state circuits, vol. 33, no. 3, march 1998,”Low - Power Viterbi Decoder For CDMA mobile terminals” Inyup Kang, Member, IEEE , and Alan N. Willson Jr., Fellow , IEEE
[10] A.J.Vi etrbi, “Convoluitonal codes and their performance in communication systems,”IEEE Trans.Commun.Technol.,vol COM - 19,no.5,pp 835 - 848,Oct 1971.
[11] J.A.Heller and I.M.Jacobs, “Vietrbi decoding for satellite an d space communication ,”IEEE Trans.Commun.Techn ol.,vol COM - 19,no.5,pp 835 - 848,Oct 1971.

Keywords

SOPC, Convolutional enc oder, Viterbi decoder, Trellis diagram